

# Tutorial Quartus Prime

Prof. Rodrigo Rech

V1.0 – CPLD EPM240T100C5



Project Navigator Hierarchy

Compilation Hierarchy

Tasks Compilation

Task
Compile Design
> Analysis & Synthesis
> Fitter (Place & Route)
> Assembler (Generate program)
> TimeQuest Timing Analysis
> EDA Netlist Writer

Home

### Recent Projects

- teste.qpf (C:/Users/Rodrigo/Desktop/Nova pasta (2)/teste.qpf)
- button.qpf (C:/Users/Rodrigo/Desktop/Nova pasta (2)/button.qpf)
- teste2.qpf (C:/Users/Rodrigo/Desktop/Nova pasta (2)/teste2.qpf)

New Project Wizard

Open Project

Compare Editions

Buy Software

Documentation

Training

Support

What's New

Notifications

Close page after project load  
 Don't show this screen again

IP Catalog

Device Family Cyclone IV E

Installed IP

- Project Directory
  - No Selection Available
- Library
  - > Basic Functions
  - > DSP
  - > Interface Protocols
  - > Memory Interfaces and Controllers
  - > Processors and Peripherals
  - > University Program
- Search for Partner IP

+ Add...

Messages

All [Icons] <<Filter>> Find... Find Next

Type	ID	Message

- New... Ctrl+N
- Open... Ctrl+O
- Close Ctrl+F4
- New Project Wizard...**
- Open Project...
- Save Project
- Close Project
- Save Ctrl+S
- Save As... Ctrl+Shift+S
- Save All Ctrl+Shift+S
- File Properties...
- Create / Update
- Export...
- Convert Programming Files...
- Page Setup...
- Print Preview
- Print... Ctrl+P
- Recent Files
- Recent Projects
- Exit Alt+F4

## Recent Projects

teste.qpf (C:/Users/Rodrigo/Desktop/... qpf)

Em *Project Wizard*  
o programa irá  
indicar as etapas  
para criação do  
projeto.

New Project Wizard

Open Project

Documentation

Training

Support

What's New

Notifications

 Close page after project load Don't show this screen again

## IP Catalog

Device Family Cyclone IV E

## Installed IP

## Project Directory

No Selection Available

## Library

&gt; Basic Functions

&gt; DSP

&gt; Interface Protocols

&gt; Memory Interfaces and Controllers

&gt; Processors and Peripherals

&gt; University Program

Search for Partner IP

+ Add...

All &lt;&lt;Filter&gt;&gt;

Find...




Find Next

Type ID Message



System Processing

Starts the New Project Wizard

0% 00:00:00



Defina uma pasta de destino e um nome para o Projeto.  
**Evite utilizar o diretório padrão, crie sua própria pasta em outro local!**



New Project Wizard



### Add Files

Select the design files you want to include in the project. Click Add All to add all design files in the project directory to the project.  
Note: you can always add design files to the project later.

File name:

File Name	Type	Library	Design Entry/Synthesis Tool	HDL Version
-----------	------	---------	-----------------------------	-------------

Specify the path names of any non-default libraries.



New Project Wizard

### Family, Device & Board Settings

Device

Select the family and device you want to target for compilation.  
You can install additional device support with the Install Devices command on the Tools menu.  
To determine the version of the Quartus Prime software in which your target device is supported, see the Quartus Prime Handbook.

Device family

Family:

Device:

Target device

Auto device selected by the Fitter

Specific device selected in 'Available devices' list

Other: n/a

Show in 'Available devices' list

Package:

Pin count:

Core speed grade:

Name filter:

Show advanced devices

Available devices:

Name	Core Voltage	LEs	UFM blocks
EPM240T100C5	3.3V	240	1

New Project Wizard

### EDA Tool Settings

Specify the other EDA tools used with the Quartus Prime software to develop your project.

EDA tools:

Tool Type	Tool Name	Format(s)	Run Tool Automatically
Design Entry/S...	<None>	<None>	<input type="checkbox"/> Run this tool automatically to synthesize the current design
Simulation	<None>	<None>	<input type="checkbox"/> Run gate-level simulation automatically after compilation
Board-Level	Timing	<None>	
	Symbol	<None>	
	Signal Integrity	<None>	
	Boundary Scan	<None>	

Nesta janela é possível incluir arquivos existentes ao projeto.

Defina corretamente a família e o CI utilizado.  
**Family: MAXII**  
**Device: EPM240T100C5**

- New... Ctrl+N
- Open... Ctrl+O
- Close Ctrl+F4
- New Project Wizard...
- Open Project... Ctrl+J
- Save Project
- Close Project
- Save Ctrl+S
- Save As... Ctrl+Shift+S
- Save All Ctrl+Shift+S
- File Properties...
- Create / Update
- Export...
- Convert Programming Files...
- Page Setup...
- Print Preview
- Print... Ctrl+P
- Recent Files
- Recent Projects
- Exit Alt+F4



New

- New Quartus Prime Project
- Design Files
  - AHDL File
  - Block Diagram/Schematic File
  - EDIF File
  - Qsys System File
  - State Machine File
  - SystemVerilog HDL File
  - Tcl Script File
  - Verilog HDL File
  - VHDL File
- Memory Files
  - Hexadecimal (Intel-Format) File
  - Memory Initialization File
- Verification/Debugging Files
  - In-System Sources and Probes...

OK Cancel Help

Uma das formas de configurar um CPLD/FPGA é criando um esquemático.

Messages

Type	ID	Message
All		

System Processing

Projeto\_1

Project Navigator Hierarchy

projeto\_1.bdf

IP Catalog

Search

Installed IP

Project Directory

No Selection Available

Library

Basic Functions

DSP

Interface Protocols


Processors and Peripherals

University Program

Search for Partner IP

+ Add...

Clique com o botão direito do mouse para abrir o menu. Em **insert->Symbol** aparecerão os componentes disponíveis para uso.



Tasks Compilation

Task

Compile Design

Analysis &amp; Synthesis

Fitter (Place &amp; Route)

Assembler (Generate program...

TimeQuest Timing Analysis

EDA Netlist Writer


All &lt;&lt;Filter&gt;&gt;

Find...

Find Next


Type ID Message

System Processing



O Quartus possui uma biblioteca bem extensa. Os componentes básicos se encontram na pasta indicada.






The screenshot shows the Quartus Prime Lite Edition interface. The IP Catalog is open on the right, displaying a list of installed IP blocks. A red box highlights the 'Input', 'Output', and 'Bidir' options in the IP Catalog. A red cloud contains text explaining that these pins are chosen for use in the circuit.

Neste ícone são escolhidos os pinos que serão utilizados no circuito, que podem ser **entrada, saída ou bidirecional.**

- Compile Design
  - Analysis & Synthesis
  - Fitter (Place & Route)
  - Assembler (Generate program)
  - TimeQuest Timing Analysis
  - EDA Netlist Writer



Para atribuir nomes aos pinos basta dar um clique duplo em cima do texto e modificá-lo. Para inserir uma conexão, clique com o botão esquerdo do mouse na extremidade que deseja inserir a ligação e o mantenha pressionado até a extremidade de destino.


Project Navigator Hierarchy

Entity: Instance

- MAX II: EPM240T100C5
  - Projeto\_1

Tasks Compilation

Task
Compile Design
Analysis & Synthesis
Fitter (Place & Route)
Assembler (Generate program)
TimeQuest Timing Analysis
EDA Netlist Writer



Depois de inseridas as conexões e os nomes, é necessário *compilar* o circuito.

IP Catalog

- Installed IP
  - Project Directory
    - No Selection Available
  - Library
    - Basic Functions
    - DSP
    - Interface Protocols
    - Processors and Peripherals
    - University Program
  - Search for Partner IP

Messages

Type	ID	Message
------	----	---------

System Processing

Project Navigator Hierarchy

Entity:Instance

- MAX II: EPM240T100C5
- Projeto\_1

Tasks

Compilation

- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate program)
- TimeQuest Timing Analysis
- EDA Netlist Writer

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Fitter
- Flow Messages
- Flow Suppressed Messages
- Assembler
- TimeQuest Timing Analyzer

Compilation Report - Projeto\_1

Flow Summary

<<Filter>>

Flow Status	Successful - Wed Jun 27 17:10:00 2018
Quartus Prime Version	17.1.0 Build 590 10/25/2017 SJ
Revision Name	Projeto_1
Top-level Entity Name	Projeto_1
Family	MAX II
Device	EPM240T100C5
Timing Models	Final
Total logic elements	1 / 240 (< 1 %)
Total pins	3 / 80 (4 %)
Total virtual pins	0
UFM blocks	0 / 1 (0 %)

Nesta janela são apresentados os detalhes da compilação, inclusive os erros, quando houver.

IP Catalog

- Installed IP
  - Project Directory
    - No Selection Available
  - Library
    - Basic Functions
    - DSP
    - Interface Protocols
    - Processors and Peripherals
    - University Program
- Search for Partner IP

+ Add...

Messages

All


<<Filter>>

Find... Find Next

Type	ID	Message
Warning	332140	No Removal paths to report
Warning	332140	No Minimum Pulse Width paths to report
Error	332001	The selected device family is not supported by the report_metastability command.
Warning	332102	Design is not fully constrained for setup requirements
Warning	332102	Design is not fully constrained for hold requirements
Info		Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
Info		Quartus Prime Full Compilation was successful. 0 errors, 12 warnings

Entity:Instance

- MAX II: EPM240T100C5
- Projeto\_1



Pin Planner - Ctrl+Shift+N

Compilation Report - Projeto\_1

A

B

INPL VCC

INPIT VCC

Após o projeto ter sido compilado, é possível vincular os pinos do circuito aos pinos físicos do CI. Para isso, selecione o menu *Pin Planner*.


- Installed IP
- Project Directory
  - No Selection Available
- Library
  - Basic Functions
  - DSP
  - Interface Protocols
  - Processors and Peripherals
  - University Program
- Search for Partner IP

+ Add...

Task
Compile Design
Analysis & Synthesis
Fitter (Place & Route)
Assembler (Generate program)
TimeQuest Timing Analysis
EDA Netlist Writer

Type	ID	Message
Warning	332140	No Removal paths to report
Warning	332140	No Minimum Pulse Width paths to report
Error	332001	The selected device family is not supported by the report_metastability command.
Warning	332102	Design is not fully constrained for setup requirements
Warning	332102	Design is not fully constrained for hold requirements
Info		Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
Info		Quartus Prime Full Compilation was successful. 0 errors, 12 warnings

Nesta tabela estão os pinos do projeto e a sua localização física. Para atribuir os pinos basta clicar no nome do pino e arrastar até o pino físico desejado.



- Groups
  - Report
- Tasks
  - Early Pin Planning
    - Early Pin Planning...
    - Run I/O Assignment...
    - Export Pin Assignment...
  - Pin Finder...
  - Highlight Pins
    - I/O Banks
    - Edges
  - Clock Pins

Pin Legend

Symbol	Pin Type
○	User I/O
●	User assign...
●	Fitter assign...
○	Unbonded ...
●	Reserved pin
ⓔ	DEV_OE
Ⓡ	DEV_CLR
Ⓛ	CLK_n
⏏	TDI
⏏	TCK
⏏	TMS
⏏	TDO
⏏	VCCINT
⏏	VCCIO
⏏	GNDINT
⏏	GNDIO

Node Name	Direction	Location	I/O Bank	Fitter Location	I/O Standard	Reserved	Current Strength	Input Preservati
A	Input	PIN_75	2	PIN_8	3.3-V ...fault)		16mA ...ault)	
B	Input	PIN_76	2	PIN_12	3.3-V ...fault)		16mA ...ault)	
S	Output	PIN_77	2	PIN_7	3.3-V ...fault)		16mA ...ault)	
<<new node>>								

Node Properties

Properties:

Name	Value
Filter:	Pins: all

Entity:Instance


MAX II: EPM240T100C5

Projeto\_1

Tasks

Compilation

Task
Compile Design
Analysis & Synthesis
Fitter (Place & Route)
Assembler (Generate program...
TimeQuest Timing Analysis
EDA Netlist Writer



A gravação do FPGA/CPLD é feita por meio do ícone **Programmer**.



Installed IP

- Project Directory
  - No Selection Available
- Library
  - Basic Functions
  - DSP
  - Interface Protocols
  - Processors and Peripherals
  - University Program
- Search for Partner IP


+ Add...

Messages


Type	ID	Message
Warning	332140	No Removal paths to report
Warning	332140	No Minimum Pulse Width paths to report
Error	332001	The selected device family is not supported by the report_metastability command.
Warning	332102	Design is not fully constrained for setup requirements
Warning	332102	Design is not fully constrained for hold requirements
Info		Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
Info		Quartus Prime Full Compilation was successful. 0 errors, 12 warnings



Caso o Hardware não tenha sido identificado automaticamente, esta opção deve ser selecionada. O gravador utilizado é o **USB-Blaster**.



Selecione as caixas de seleção **Program/Configure** e clique em **Start**. A barra de progresso indicará quando o processo de gravação for finalizado.






Simulação

New

- Verilog HDL File
- VHDL File
- Memory Files
  - Hexadecimal (Intel-Format) File
  - Memory Initialization File
- Verification/Debugging Files
  - In-System Sources and P...
  - Logic Analyzer Interface F...
  - Signal Tap Logic Analyzer
  - University Program VWF**
- Other Files
  - AHDL Include File
  - Block Symbol File
  - Chain Description File
  - Synopsys Design Constr...
  - Text File

OK Cancel



Simulation Waveform Editor - C:/intelFPGA\_lite/17.1/Projeto\_1 - Projeto\_1 - [Waveform1.wvf]

File Edit View Simulation Help

Master Time Bar: 0 ps Pointer: 11.32 ns Interval: 11.32 ns Start: End:

Name	Value at 0 ps
	0 ps
	0 ps

0 ps 80,0 ns 160,0 ns 240,0 ns 320,0 ns 400,0 ns 480,0 ns 560,0 ns 640,0 ns 720,0 ns 800,0 ns 880,0 ns 960,0 ns

Del

- Insert Node or Bus...**
- Grouping
- Reverse Group or Bus Bit Order
- Radix
- Properties...

A simulação é realizada em um arquivo chamado **University Program VWF**. Depois de criado, clique com o botão direito na área da esquerda e selecione **Insert Node or Bus...**

Insert Node or Bus

Name: Use Node Finder to ... OK

Type: INPUT Cancel

Value type: 9-Level

Radix: Binary Node Finder...

Bus width: 1

Start index: 0

Display gray code count as binary count

Node Finder

Named: \* Filter: Pins: all OK

Look in: \* List Cancel

Nodes Found:

Name	Type
in A	Input
in B	Input
out S	Output

Selected Nodes:

Name	Type
------	------

Node Finder

Named: \* Filter: Pins: all OK

Look in: \* List Cancel

Nodes Found:

Name	Type
in A	Input
in B	Input
out S	Output


Selected Nodes:

Name	Type
in A	Input
in B	Input
out S	Output

Siga os passos apresentados acima e selecionando o botão **List**, escolha os pinos que deseja simular.



Master Time Bar: 0 ps Overwrite Clock Pointer: 83.44 ns Interval: 83.44 ns Start: 0 ps End: 1.0 us





Master Time Bar: 0 ps


Run Functional Simulation

209.79 ns


Interval: 209.79 ns

Start: 0 ps

End: 1.0 us





Com as entradas configuradas escolha uma forma de simulação. A primeira é a simulação **funcional**, que não considera os tempos de propagação do CI.





Master Time Bar: 0 ps Pointer: 421.37 ns Interval: 421.37 ns Start: End:










Master Time Bar: 0 ps Pointer: 482.16 ns Interval: 482.16 ns Start: End:




CLOCK

O pino de clock do CI pode ser utilizado diretamente, porém, é comum que os osciladores ligados a eles possuam alguns MHz. Para construir um divisor de frequência é necessário modificar um componente já existente, neste caso, um contador.

Tasks Compilation

Task
Compile Design
Analysis & Synthesis
Fitter (Place & Route)
Assembler (Generate program)
TimeQuest Timing Analysis
EDA Netlist Writer




IP Catalog

- Installed IP
  - Project Directory
    - No Selection Available
  - Library
    - Basic Functions
      - Arithmetic
        - ALTMULT\_ACCUM (MAC)
        - ALTMULT\_ADD
        - ALTSQRT
        - LPM\_ADD\_SUB
        - LPM\_COMPARE
        - LPM\_COUNTER**
        - LPM\_DIVIDE
        - LPM\_MULT
        - PARALLEL\_ADD
      - Bridges and Adaptors
      - Configuration and Programming
      - I/O
      - Miscellaneous
      - On Chip Memory




+ Add...



Messages

Type	ID	Message
Warning	332140	No Removal paths to report
Warning	332140	No Minimum Pulse Width paths to report
Warning	332001	The selected device family is not supported by the report_metastability command.
Warning	332102	Design is not fully constrained for setup requirements
Warning	332102	Design is not fully constrained for hold requirements
Info		Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
Info		Quartus Prime Full Compilation was successful. 0 errors, 12 warnings




O número de bits necessários para o contador vai depender da mínima frequência desejada. Neste caso foi utilizado um clock de 50MHz, então o divisor deverá ter 25 bits para ter uma frequência próxima de 1Hz.






Não deixe de selecionar estas opções, apenas com elas será possível visualizar o componente no esquemático.



O componente criado deverá estar na biblioteca, na pasta **Project**.

A saída de um divisor é um barramento, para inserir crie uma conexão sem ponto de destino. A linha de um barramento possui uma espessura maior do que de uma conexão comum.



Para inserir o nome no barramento clique com o botão direito do mouse sobre ele e selecione **Properties**.

Bus Properties

General Font Format

Name:

Hide name in block file.

O nome de um barramento precisa seguir esta sintaxe:  
**nome[último pino..primeiro pino]**

OK Cancel Help

- Cut
- Copy
- Paste
- Delete
- Locate Node
- Conduit Line
- Bus Line
- Node Line
- Toggle Connection Dot
- Flip Horizontal
- Flip Vertical
- Rotate by Degrees
- Zoom In (Ctrl+Space)
- Zoom Out (Ctrl+Shift+Space)
- Zoom...
- Fit in Window (Ctrl+Alt+W)
- Fit Selection in Window (Ctrl+Shift+W)
- Properties
- Add Node to Signal Tap Logic Analyzer

- Task
- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (General)
- TimeQuest Timing
- EDA Netlist Writer

Type	ID	Message
Info	332140	No Removal
Info	332140	No Minimum
Info	332001	The selection
Info	332102	Design is
Info	332102	Design is
>		Quartus P
Info	293000	Quartus P

Projeto\_1

Project Navigator Hierarchy

Entity:Instance

MAX II: EPM240T100C5

Projeto\_1

Tasks Compilation


Task

- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assemble

Messages

System (3) Processing (91)

Projeto\_1.bdf\* Compilation Report - Projeto\_1



IP Catalog

- Installed IP
  - Project Directory
    - No Selection Available
  - Library
    - Basic Functions
      - Arithmetic
        - ALTMULT\_ACCUM (MAC)
        - ALTMULT\_ADD
        - ALTSQRT
        - LPM\_ADD\_SUB
        - LPM\_COMPARE
        - LPM\_COUNTER
        - LPM\_DIVIDE
        - LPM\_MULT
        - PARALLEL\_ADD
      - Bridges and Adaptors
      - Configuration and Programming
      - I/O
      - Miscellaneous
      - On Chip Memory

+ Add...


506,379 100% 00:00:22

Qualquer pino do barramento  
pode ser utilizado, sendo  
necessário utilizar a seguinte  
sintaxe:  
**Nome\_barramento[pino]**



VHDL

```
1 ENTITY Projeto_1 IS
2     PORT (a,b: IN BIT; output: OUT BIT);
3     END Projeto_1;
4
5 ARCHITECTURE data_flow OF Projeto_1 IS
6     BEGIN
7         output <= a AND b;
8     END data_flow;
```




Para programar em VHDL ao invés de diagrama esquemático, basta criar um arquivo VHDL. Clicando com o botão direito na tela de edição é possível inserir diversos templates disponíveis no Quartus, mas também é possível criar um programa do “zero”.


A partir daí, todas as etapas (compilação, definição de pinos, simulação e gravação) funcionam da mesma forma que com diagrama esquemático, apresentado neste tutorial.

Pinagem das placas

Pinos de  
alimentação.  
GND, 5V e 3,3V



I/Os disponíveis.  
Tensão – 3,3V




Cristal  
de  
50MHz.  
Pino 12

**OBS: A alimentação dos pinos é retirada da porta USB e não existe nenhuma proteção na placa. Tome cuidado ao utilizá-los em algum circuito.**

Gravador USB-Blaster.

Alimentação 5V

Placa de expansão. O esquema eletrônico se encontra na próxima página...



# Esquema eletrônico da placa de expansão.

